Abstract
Heterogeneous System-on-Chip (SoC) processors are increasingly gaining traction in the High Performance Computing (HPC) community as alternate building blocks for future exascale systems. Key issues relating to their promise of energy efficiency include i) absolute performance, ii) finding an energy-optimal balance in the use of different on-chip devices and iii) understanding the performance-energy trade-offs while using different on-chip devices. In this paper we explore these issues through an energy usage model designed to predict the existence of an energy-optimal work partition between different processing elements on heterogeneous systems for any application. We validate our model by measuring performance and energy consumption of matrix multiplication on the NVIDIA Tegra K1 and X1 systems. An environment for monitoring and responding to energy usage is also outlined and used to perform high resolution measurements. Comparisons are drawn with conventional HPC systems housing Intel Xeon CPUs alongside NVIDIA GPUs.
| Original language | English |
|---|---|
| Title of host publication | Proceedings |
| Subtitle of host publication | 18th IEEE International Conference on High Performance Computing and Communications, 14th IEEE International Conference on Smart City and 2nd IEEE International Conference on Data Science and Systems, HPCC/SmartCity/DSS 2016 |
| Editors | Laurence T. Yang, Jinjun Chen |
| Publisher | Institute of Electrical and Electronics Engineers |
| Pages | 781-788 |
| Number of pages | 8 |
| ISBN (Electronic) | 9781509042968 |
| DOIs | |
| Publication status | Published - 20 Jan 2017 |
| Externally published | Yes |
| Event | 18th IEEE International Conference on High Performance Computing and Communications, 14th IEEE International Conference on Smart City and 2nd IEEE International Conference on Data Science and Systems, HPCC/SmartCity/DSS 2016 - Sydney, Australia Duration: 12 Dec 2016 → 14 Dec 2016 |
Publication series
| Name | Proceedings - 18th IEEE International Conference on High Performance Computing and Communications, 14th IEEE International Conference on Smart City and 2nd IEEE International Conference on Data Science and Systems, HPCC/SmartCity/DSS 2016 |
|---|
Conference
| Conference | 18th IEEE International Conference on High Performance Computing and Communications, 14th IEEE International Conference on Smart City and 2nd IEEE International Conference on Data Science and Systems, HPCC/SmartCity/DSS 2016 |
|---|---|
| Country/Territory | Australia |
| City | Sydney |
| Period | 12/12/16 → 14/12/16 |
UN SDGs
This output contributes to the following UN Sustainable Development Goals (SDGs)
-
SDG 7 Affordable and Clean Energy
Keywords
- Energy efficiency
- Energy usage model
- Haswell
- Intel
- K20
- K80
- Load balancing
- NVIDIA
- Power Measurement
- Sandy bridge
- SoC
- Tegra K1
- Tegra X1
- UCurrent
Fingerprint
Dive into the research topics of 'Split Wisely: When Work Partitioning is Energy-Optimal on Heterogeneous Hardware'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver